TL;DR
A developer has successfully ported the Project Oberon operating system to RISC-V architecture, replacing the original RISC-5 processor. This development demonstrates the OS’s adaptability to open-source hardware platforms and broadens its potential applications.
A developer has demonstrated a working version of the Project Oberon system running on RISC-V hardware instead of the original RISC-5 processor. This port shows that the OS, originally designed for a specialized architecture, can be adapted to open-source hardware platforms, potentially expanding its use and accessibility.
The project was shared via a Show HN post, where the developer presented a functioning version of the Oberon OS on RISC-V architecture. This effort involved porting the system’s codebase, originally tailored for RISC-5, to a RISC-V environment, with the developer confirming that basic operations and some system functionalities are operational. The RISC-V hardware used is open-source and widely accessible, emphasizing the potential for broader adoption of Oberon outside its original context. The developer did not specify whether the port supports all features or is still in early testing stages, but confirmed basic functionality has been achieved.There are no reports of formal collaboration with the original Oberon creators, but the project underscores the OS’s portability and the flexibility of RISC-V hardware. It is not yet clear if the port will be maintained or expanded to include more features, or if it will be integrated into broader RISC-V ecosystems. The developer indicated that further testing and development are ongoing.
Implications for Open-Source Hardware and OS Portability
This development is significant because it demonstrates that Project Oberon, a minimalist and educational operating system, can be adapted to open-source hardware platforms like RISC-V. Such portability could facilitate wider experimentation, learning, and potential deployment in environments where open-source hardware is preferred. It also highlights the flexibility of RISC-V as a target platform for legacy or specialized operating systems originally designed for different architectures, potentially inspiring similar porting efforts for other niche or educational OSs.
For the broader open-source community, this success underscores the value of RISC-V’s modular design, which allows for easier adaptation of existing software systems. It also raises the possibility of running Oberon on a variety of devices, from educational kits to embedded systems, broadening its relevance and application scope.
XIAO ESP32C3 3PCS Pack – RISC-V Tiny MCU Board with Wi-Fi and Bluetooth5.0, Battery Charge Supported, Power Efficiency and Rich Interface
- MCU Chip: ESP32-C3 RISC-V 32-bit, up to 160MHz
- Development Ports: Multiple ports for versatile development
- Compatibility: Supports Arduino, MicroPython, PlatformIO, and more
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Background on Project Oberon and RISC-V Compatibility Efforts
Project Oberon was developed in the late 1980s by Niklaus Wirth and colleagues at ETH Zurich as both an operating system and a programming environment. It is renowned for its simplicity, educational value, and tight integration of hardware and software design. Originally, Oberon was designed to run on custom hardware with a RISC-5 processor, which was a specialized architecture used in the original Oberon hardware.
In recent years, RISC-V has gained popularity as an open-source hardware architecture, offering a flexible and customizable alternative to proprietary processors. While many OSs have been ported to RISC-V, the porting of niche or educational systems like Oberon has been limited. The recent Show HN post indicates that at least one developer has successfully adapted Oberon to RISC-V, marking a notable milestone in OS portability efforts.
Prior to this, there have been various experiments and unofficial ports of Oberon to different hardware, but none publicly demonstrated on RISC-V at this scale. The project’s open-source nature facilitated this port, suggesting that similar efforts could be undertaken by others in the community.
“This is an initial step showing that Oberon can run on RISC-V hardware. It’s still early, but basic functionality is working, and I plan to expand it further.”
— the developer behind the port
RISC-V FOR EMBEDDED SYSTEMS: THE COMPLETE DEVELOPMENT GUIDE: Build IoT, Automotive, Edge Devices with Open-Source Processors. Microcontrollers, Real-Time OS, AI Acceleration and Production Deployment
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Extent of Functionality and Future Development Plans
It is not yet clear how complete the port is or whether all features of the original Oberon system are supported on RISC-V. The developer mentioned that basic operations work, but comprehensive testing and feature parity remain unconfirmed. It is also uncertain whether the project will be maintained long-term or integrated into broader RISC-V ecosystems. Further updates from the developer are awaited to clarify these points.
Amerock | Cabinet Knob | Gunmetal | 1-3/8 inch (35 mm) Diameter | Oberon | 1 Pack | Drawer Knob | Cabinet Hardware
- Versatile contemporary style: Enhances cabinets, drawers, furniture
- Durable zinc construction: Long-lasting and sturdy
- Easy installation: Mounting hardware included
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Next Steps for the RISC-V Oberon Port and Community Involvement
The developer plans to continue testing and expanding the port, potentially adding more features and stability improvements. Community interest and contributions could accelerate development, especially if the project gains visibility. Future milestones may include full feature support, performance benchmarking, and possibly porting Oberon to different RISC-V hardware variants. Monitoring the project’s progress will be essential for those interested in open-source OS experimentation on RISC-V.
ESP32-P4-NANO Development Board Based on ESP32-P4 Chip with RISC-V Dual-core and Single-core Processors, Onboard MIPI-CSI, MIPI-DSI, USB 2.0 OTG, ETH, SDIO 3.0 TF Card Slot, etc. Interfaces
- Processor: RISC-V Dual and Single-Core MCU
- Wireless Connectivity: Wi-Fi 6 and Bluetooth 5/BLE
- Memory: 128KB HP ROM, 16KB LP ROM, 32MB PSRAM
As an affiliate, we earn on qualifying purchases.
As an affiliate, we earn on qualifying purchases.
Key Questions
What is Project Oberon?
Project Oberon is a minimalist operating system and programming environment developed in the late 1980s by Niklaus Wirth and colleagues, designed for simplicity and educational purposes, originally running on custom hardware with a RISC-5 processor.
Why is porting Oberon to RISC-V significant?
This demonstrates that Oberon can be adapted to open-source hardware platforms, broadening its potential use cases and supporting experimentation with legacy systems on modern open architectures.
Is the RISC-V port fully functional?
It is confirmed that basic operations work, but the full feature set and stability are still under development, with more testing needed to determine complete functionality.
Could this lead to wider adoption of Oberon?
Potentially, especially in educational or experimental contexts, as open-source hardware like RISC-V becomes more prevalent and accessible.
Will this port be maintained long-term?
The developer has not committed to long-term maintenance, and ongoing development depends on community interest and further testing outcomes.
Source: hn
